

## Investigation of Single-Phase, Single Voltage Source Multilevel Inverter with Voltage Boosting Gain Based on Different Sinusoidal Pulse Width Modulation Approach

## G. C. Diyoke<sup>a</sup>\*, O. Oputa<sup>a</sup>, I. K. Onwuka<sup>a</sup>, P. I. Obi<sup>a</sup>

<sup>a</sup>Department of Electrical and Electronic Engineering, Michael Okpara University of Agriculture, Umudike, P. M. B. 7267 Umuahia, Abia State, Nigeria. <sup>\*</sup>Corresponding Author: geraldiyoke@mouau.edu.ng

#### **Article Info**

#### Abstract

<b>Keywords:</b> Multilevel inverter, Single-phase, Single voltage, Voltage boost, Sinusoidal pulse width modulation	This paper investigated a single-phase, single voltage source multilevel inverter with voltage boosting gain based on different sinusoidal pulse width modulation approach. This article is meant for selection of appropriate modulation technique for proposed multilevel inverter
Received 08 January 2023 Revised 24 March 2023 Accepted 25 March 2023 Available online 26 March 2023	topology. The proposed approach is formed by combination of MOSFET power switches, dc voltage doubler circuit, power cables, pulse-width generator circuits and resistive-inductive load. The system is capable of producing an output voltage of three-level and five-level depending on the amplitude of the reference signal. Among other pulse-width modulation techniques investigated, the two carrier signals with high frequency and
https://doi.org/10.5281/zenodo.7771992	one rectified reference signal with low frequency is adopted for the work. This article is used to verify the output current and voltage amplitude,
ISSN-2682-5821/© 2013 NIPES Pub. All rights reserved.	total harmonic distortions based on different modulation schemes. The overall system is modeled and simulated in MATLAB/SIMULINK environment. The outcomes of the investigations are that: (i) rectified reference multiple carrier (RRMC) pulse width modulation scheme resulted in 58.24 % Voltage total harmonic distortion (THD), and 14.58 % Current THD for three level operation; and 30.39 % Voltage THD and 7.76 % Current THD for five-level operation, with an output average voltages of 94.27 V and 189 V for three and five levels respectively; (ii) single-reference multiple carrier pulse width modulation scheme resulted in 58.29 % Voltage THD and 14.58 % Current THD for three level operation and 30.44 % Voltage THD and 7.75 % Current THD for five level operation; with an output average voltages of 93.27 V and 188.5 V for three and five levels respectively. Performance assessment of the adopted method is validated by comparing the simulation and experimental results.

#### **1. Introduction**

Recently, multilevel inverter configurations in industry and in electronic power conversion for high voltage applications [1]. This links industrial drive, high voltage dc transmission (HVDC), electric vehicle (EV), etc. Multilevel inverters play a vital role in mix-energy systems such as integrations of different sources of dc voltage sources, power factor corrections, etc. Due to reduced voltage stress on the power semiconductors devices for high voltage generation, reduced total harmonic distortions, the small size of the filter, reduced electromagnetic interference (EMI), improved efficiency, fault

tolerance and many more multilevel inverters play an important role in medium and high voltage applications [2]-[6]. Multilevel inverters (MLIs) have been an emerging power electronics technology with promising developments and growing importance for dc-ac electrical energy conversion system [7]-[8]. They are exceptionally popular for high/medium voltage applications and thus envisaged to continue garner continuous attention in the near future. Tremendous research works are ongoing for establishing new MLI topologies for various applications [9]-[10]. Awareness of the inherent potentials of MLIs and their positive impacts on series of industrial applications have led to the proliferation of multilevel inverter power circuit configurations, as reported in the literature, [11]-[13]. Critical assessment of these newly evolved MLI topologies shows that they are actually either a hybrid or an off-shoot of one of the conventional MLI configurations: cascaded H-bridge (CHB), diodeclamped and capacitor-clamped (flying capacitor) multilevel inverters [14]-[17]. Looking at the different types of multilevel inverters, they are characterized by high number of power switches which are associated with high power losses [18]-[22]. They are also accompanied by complex modulation schemes with high number of carrier signals. In quest to remove or reduce these number of power switches and at the same time boost the output voltage, switched- capacitor based multilevel inverter is introduced.

To overcome these issues, researchers have proposed a self-balanced switched-capacitor multilevel inverter (SCMLI), which can synthesize the desired voltage levels at the output using fewer components and reduced control complexity [23]-[28]. Voltage boosting is essential for the topologies to be used in the integration with renewable energy resources especially solar photovoltaic system due to its low voltage generation. In the case of lower solar photovoltaic (PV) voltages, a high gain DC-DC converter along with multilevel inverter can be used to boost the PV voltage for obtaining desired output voltage for grid integration [29]-[31]. Switched capacitor (SC) based multilevel inverter topologies with boosting feature gives a suitable approach for the low input voltage systems. In SCMLI, the switched capacitors are charged and discharged in parallel and series configurations with dc input supply voltage, respectively. However, authors in [32] reported that conventional MLIs require more components and more complex control circuitry due to voltage balancing issues with an increased number of levels at the output voltage [33]-[38]. Furthermore, SC-based topologies with self-voltage balancing of the capacitors without any auxiliary methods reduce the control complexity of the system have been reported by [39]-[40]. A switched-capacitor based on H- bridge has been proposed to generate a dual output voltage one at a time. The circuit is capable of generating ac output that is equivalent of supply dc and twice supply dc voltage values respectively. This function is obtained from the pulse-width modulation scheme adopted. The combination of the power circuit and control scheme makes the system to be fault tolerance.

Different sinusoidal pulse width modulation (SPWM) techniques [41]-[49] were looked at among them include: firstly, rectified reference multiple carrier (RRMC) SPWM which was discussed in details in this work. Secondly, phase disposition PD-SPWM, here all the carrier signals are in phase and level shifted. For five-level application, it contains four carrier signals and one modulating signal. Thirdly, alternate phase opposition disposition (APOD) SPWM modulation scheme is very similar to PD SPWM; however, the carrier signals are phase displaced from one another by 1800 degrees alternatively. This method contains four carrier and one modulating signals. Fourthly, phase opposition disposition (POD) SPWM, here, the carrier signals above the reference or zero line are in the same phase and the carrier signals below the zero line are in the same phase, but the carriers below and above the zero line are out of phase by 1800 Fifthly, multi-reference single carrier (MRSC) SPWM, this modulation scheme contains two reference signals and one carrier signal. The carrier signal is placed above zero or reference line and the rectified reference signal is placed above zero line. Therefore, the reference signal is level shifted by the negative value of the carrier signal. Lastly, single reference multiple carrier (SRMC) SPWM modulation scheme, the two carrier signals are in phase, level shifted and placed above reference line. The reference signal denoted takes the shape of half sine wave in the first half cycle and inverted half sine wave in the remaining half cycle. Comparisons of the reference and carrier signals generate the required firing pulses for the different inverter power switches.



Fig. 1: Block diagram for the proposed multilevel inverter system

To fill some of research gaps and obtain dual ac output voltage, the paper is organized as follows: introduction and block diagram of the proposed topology. Section two (2) proposes the materials and method adopted to realize the aim; such as the operational principle and modulation strategy. Thereafter, the simulation results and comparative information between the different modulation techniques are depicted in Section three (3), Section four (4) shows the research experimental results which validate the simulation results and finally, summary and conclusions were made in section five (5).

## 2. Methodology

## 2.1 Circuit Model Formulation

Shown in Fig. 2 is the power circuit of the proposed multilevel inverter configuration. It comprises of an H-bridge, a capacitor bank, simplified charge-discharge circuit, a dc source, and resistive-inductive load. Two active switches and a diode are the components of the charge-discharge unit. One of the switches contains no free-wheeling diode. The function of this switch is to maintain a unidirectional discharge of the capacitor bank. The two switches are connected in a half-bridge fashion whose node links the capacitor bank.



Fig. 2: Power circuit diagram for the proposed multilevel inverter system

The diode interconnects the negative polarity of the capacitor bank and of the H-bridge inverter to the negative terminal of the input voltage source.

### 2.2 Operational principle

With the arrangements of the circuit components as depicted in Fig. 2, the H-bridge and the chargedischarge circuit in the inverter under proper control can generate five level output voltage as: 0, Vs, 2Vs, -2Vs, -Vs. Also, under good adjustment of the amplitude of the reference signal, three level output voltage as: 0, Vs and –Vs can be generated. The operational modes of the circuit topology, switching states and synthesized output voltages are detailed in [50].

#### 2.3 Modulation scheme

In this subsection, rectified reference multiple carrier (RRMC) sinusoidal pulse width modulation (SPWM) schemes are displayed. In this SPWM modulation scheme, it contains one rectified reference and two carrier signals. The two carrier signals are in phase, level shifted and placed above reference line as depicted in Fig. 3 and are represented as Vcr1 and Vcr2. The reference signal is a rectified sine wave placed above zero line.



G. C. Diyoke et al. / NIPES Journal of Science and Technology Research 5(1) 2023 pp. 298-313

Fig. 3: RRMC SPWM modulation technique for single phase five level inverter.

Comparisons of these two carrier signals with the corresponding modulating signal generates the control signals, which have to be assigned to a particular inverter power switch gates. The logic circuit diagram is as shown in Fig. 4. It contains triangular and sine wave generators, two level shifters, absolute value function, three comparators, four NOT gates, two AND gates and one OR gate.



Fig. 4: Logic circuit

The mathematical logic expressions are shown in equations (1 - 8).

$A = V_{ref} > V_{cr2} = S_d$	(1)
$B = \overline{A} = S_c$	(2)
$C = V_{ref} > V_{cr1}$	(3)
$D = \overline{C}$	(4)
$E = V_{\sin e} > 0 = S_1$	(5)
$F = \overline{E} = S_4$	(6)

$G = D \bullet E + C \bullet F = S_3$	(7)
$H = \overline{G} = S_2$	(8)

#### 3. Results and Discussion

#### **3.1 Simulation results**

The simulation based on MATLAB/SIMULINK is performed for the proposed topology. The simulation of the circuit configuration is carried out under various SPWM schemes mentioned in section 2. The simulation results depicted in this section is based on RRMC SPWM technique. The simulation of this technique is carried out under (a) five –level output voltage waveform, and (b) three-level output voltage waveform. The power circuit in Fig. 2 was used to demonstrate the features of the proposed five-level single phase inverter topology; wherein the switching scheme depicted in Fig. 3 was utilized. The simulations were carried out with arbitrary R-L load; R and L are 25  $\Omega$  and 4 mH respectively. The carrier/switching frequency is 3 kHz. The dc input voltage, Vs is 100 V and the capacitor, C, has a capacitance value of 4700  $\mu$ F.

#### 3.1.1 Simulation Results based on Five-level Output Voltage

Fig. 10 and Fig. 11 show the simulated five-level voltage and current waveforms for modulation index of 0.95. The spectral analyze result of this synthesized inverter output waveform in Fig. 10 (e) is displayed in Fig. 12. Therein, THD value of 30.39% is achieved in five-level output voltage waveform.



Fig. 10: Simulated five-level inverter voltage waveforms: (a) dc input voltage (b) voltage drop across Sc switch (c) capacitor voltage (d) output dc voltage (e) inverter output voltage.



G. C. Diyoke et al. / NIPES Journal of Science and Technology Research 5(1) 2023 pp. 298-313

Fig. 11: Simulated five-level inverter current waveforms: (a) dc input current (b) current through Sc switch (c) output dc current (e) inverter output current.



Fig. 12: FFT analysis result of the five-level inverter output voltage

#### 3.1.2 Simulation results based on three-level Output Voltage

In the modulation scheme depicted in Fig. 13, the reference signal, Vref is compared with the carrier signal  $V_{cr1}$  to generate the firing pulse for switches  $S_3$  and S2. In this operation the charging switch Sc firing signal remains constantly high. Contrarily, the discharging switch Sd firing signal remains constantly low. It is observed that this operation makes use of only one carrier signal, Vcr1. Fig. 14 and Fig. 15 show the simulated three level voltage and current waveforms for modulation index of 0.95. The spectral analyze result of this synthesized inverter output waveform in Fig. 14 (e) is displayed in Fig. 16. Therein, THD value of 58.24% is achieved in three-level output voltage waveform. Table 1 shows, a comparative analysis of the different modulation schemes discuss between the three-level and five-level output voltages. The simulation results are carried out under currents and voltages THDs. It is observed that the five-level has a better performance.



G. C. Diyoke et al. / NIPES Journal of Science and Technology Research 5(1) 2023 pp. 298-313

Fig. 14: Simulated three-level inverter voltage waveforms: (a) dc input voltage (b) voltage drop across Sc switch (c) capacitor voltage (d) output dc voltage (e) inverter output voltage.



G. C. Diyoke et al. / NIPES Journal of Science and Technology Research 5(1) 2023 pp. 298-313

Fig. 15: Simulated three-level inverter current waveforms: (a) dc input current (b) current through Sc switch (c) output dc current (e) inverter output current.



Fig. 16: FFT analysis result of the three-level inverter output voltage

S/No	Modulation scheme (SPWM)	Number of reference signals	Number of carrier signals	Three- Level voltage THD (%)	Three- Level current THD (%)	Five- Level voltage THD (%)	Five- Level current THD (%)
1	RRMC	1	2	58.24	14.58	30.39	7.76
2	PD	1	4	58.29	14.57	30.44	7.75
3	APOD	1	4	58.29	14.57	30.42	7.74
4	POD	1	4	58.24	14.58	30.30	7.73
5	MRSC	2	1	58.24	14.58	30.30	7.73
6	SRMC	1	2	58.29	14.57	30.44	7.75

Table 1: Comparison parameters between different modulation schemes

#### **3.2 Experimental Results**

In line with the simulation results, a laboratory prototype was built as shown in Fig. 17. The Figure displays the Oscilloscope, power switch circuit and signal generators. Here, the experimental results are based on the three and five levels output voltages. Figs. 19 - 21 show the experimental switching

signals for the six power switches while Fig. 22 depicts the experimental waveform of the voltage drop across the capacitor and Vdc. The voltage drop across the charging switch is depicted in Fig. 23, while Fig. 24 shows the system output voltage with five-level waveform. The FFT analysis is obtained in Fig. 25.



Fig. 17: Experimental prototype of the proposed inverter system.





Fig. 19: Experimental waveforms of the gating signal of the dc switches  $S_{c}$  and  $S_{d}$ 



Fig. 20: Experimental waveforms of the gating

signal of the leg-b inverter of switches  $S_2$  and  $S_3$ .



Fig. 21: Experimental waveform of the gating signals of the leg-a inverter of switches  $S_1$  and  $S_4$ 



Fig. 23: Experimental waveform of the voltage drop across the charging switch  $S_c$ .



Fig. 22: Experimental waveforms of the voltages drop across capacitor C and  $V_{dc}$  voltage.



Fig. 24: Experimental waveform of the output voltage,  $V_o$  across the load of five level system.



Fig. 25: Harmonic profile of the five-level output voltage

### 3.2.2 Experimental results based on three-level output voltage

The next part of the experimental results is based on three-level operation, Fig. 26 shows the carrier and reference signals for this operation. Fig. 27 shows the experimental switching signals for power switches S2 and S3. Then, Fig. 28 shows the system output voltage with three-level waveform.



Fig. 26: Experimental waveforms reference and carrier signals.



Fig. 27: Experimental waveforms of the leg-b firing signals of switches  $S_2$  and  $S_3$ .



Fig. 28: Experimental waveform of the output voltage, Vo of three level system.

### 4. Conclusion

Investigating a single-phase, single voltage source multilevel inverter with voltage boosting gain based on different sinusoidal pulse width modulation approach has been presented in this research work. This work showed a novel operation of an inverter circuit capable of generating two different output voltage levels depending on the RRMC SPWM modulation scheme. It is also observed that this modulation technique uses less number of carrier and reference signals for its modulation and generated less harmonic distortion in both output voltage and current. The power circuit configuration and modulation scheme adopted tolerated fault under zero signal at switch Sd. This result is as confirmed in its three-level operation. The waveforms recorded in the implemented section agreed with the simulated part and hence validate the results.

## References

- Samir Kouro, K. Gopakumar, Josep Pou, Leopoldo G. Franquelo, Bin Wu, Jose Rodriguez, Marcedo A. Perez and Jose I. Leon. "Recent Advances and Industrial Applications of Multilevel Converters" IEEE Transactions on Industrial Electronics 57(8):2553 - 2580. DOI: 10.1109/TIE.2010.2049719 IEEEXplore. Sept. 2010.
- [2] Alaaeldien Hassan, Xu Yang, Wenjie Chen and Mohamad Abou Houran. "A State of the Art of the Multilevel Inverters with Reduced Count Components" Electronics 2020, 9, 1924; doi:10.3390/electronics9111924. www.mdpi.com/journal/electronics. pp. 1-27.
- [3] Maheswari and I. Gnanambal "A Novel Cascaded H-Bridge Multilevel Inverter Based on Optimal PWM Technique", Iu-Jess Vol. 13(1) (2013), 1613-1621. https://www.electricajournal.org/Content/files/savilar/50/1613-1621.pdf
- [4] Cathrine E. S. Feloups and Essam E. M. Mohamed "Design and Implementation of a New Multilevel Inverter Employing Reduced Components" Open Access Library Journal Vol.6 No.9, September 2019. DOI: 10.4236/oalib.1105689.
- [5] K.Veena and K.Roopa "A New RV Multilevel Inverter for Induction Motor Drive Applications" The International Journal of Engineering And Science (IJES) ISSN (e): 2319 – 1813 ISSN (p): 2319 – 1805 Pages || 69-77 || 2014 ||
- [6] Sarbojit Mukherjee, Sayan De, Santomit Sanyal, Suman Das1 and Sumit Saha "A 15-level asymmetric Hbridge multilevel inverter using d-SPACE with PDPWM technique" International Journal of Engineering, Science and Technology. Vol. 11, No. 1, 2019, pp. 22-32. www.ajol.info/index.php/ijest.
- [7] H. Akagi, "Multilevel Converters: Fundamental Circuits and Systems," Proc. IEEE, vol. 105, no. 11, pp. 2048, 2065, 2017.
- [8] J. I. Leon, S. Vazquez, and L. G. Franquelo, "Multilevel Converters Control and Modulation Techniques for their Operation and Industrial Applications," Proc. IEEE, vol. 105, no. 11, pp. 2066–2081, 2017.
- [9] X. Yuan, "Derivation of Voltage Source Multilevel Converter Topologies," IEEE Trans. Ind. Electron., vol. 64, no. 2, pp. 966–976, 2017.

- [10] G. C. Diyoke, C. Ezugwu and I. K. Onwuka, "A Single-Phase Voltage Boost Multilevel Inverter Topology Based on Switched-Capacitor DC-DC Converter: Simulation And Experimentation," Journal of Engineering and Applied Sciences, Volume 19, Number 1, December 2021, 544 – 556.
- [11] P. Omer, J. Kumar, and B. S. Surjan, "A review on reduced switch count multilevel inverter topologies," IEEE Access, vol. 8, pp. 22281\_22302, Jan. 2020, doi: 10.1109/ACCESS.2020.2969551.
- [12] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, "Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: Topologies, comprehensive analysis and comparative evaluation," IEEE Access, vol. 7, pp. 54888\_54909, May 2019, doi: 10.1109/ACCESS.2019.2913447.
- [13] M. Vijeh, M. Rezanejad, E. Samadaei, and K. Bertilsson, "A general review of multilevel inverters based on main submodules: Structural point of view," IEEE Trans. Power Electron., vol. 34, no. 10, pp. 9479-9502, Oct. 2019, doi: 10.1109/TPEL.2018.2890649.
- [14] C. I. Odeh, A. Lewicki, and M. Morawiec, "A Single-Carrier-Based Pulse-width Modulation Template for cascaded H-Bridge Multievel Inverters," IEEE Access, vol. 9, pp. 42182 - 42191, March, 2021, doi:10.1109 /ACCESS.2021.3065743.
- [15] N. Prabaharan, K. Palanisamy "Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit" IET Power Electron, 10 (9) (2017), pp. 1023-1033.
- [16] Sumit Trimukhe and Sanjeevkumar, R. A. "Grid interconnected H-bridge Multilevel Inverter for renewable power applications using Repeating Units and Level Boosting Network" Global Transitions Proceedings. https://doi.org/10.1016/j.gltp.2021.10.005
- [17] Mohammad Marjani and Alireza Sedaghati "Improving the Quality of Output Power of H Bridge Inverter by the Novel P.C.C Method" International Journal of Research Studies in Electrical and Electronics Engineering. Volume 2, Issue 1, 2016, Page No: 28-33 doi:dx.doi.org/10.20431/2454-9436.0201005
- [18] Patrik Varecha, Pavol Makys, Martin Sumega and Pavel Sovicka "Power losses analysis in MOSFET 3phase high current power inverter for automotive application area" Transportation Research Procedia Volume 40, 2019, Pages 571-578. https://doi.org/10.1016/j.trpro.2019.07.082.
- [19] Yurii Kabalyk "Determination of Energy Loss in Power Voltage Inverters for Power Supply of Locomotive Traction Motors" Procedia Engineering Volume 165, 2016, pages 1437-1443 https://doi.org/10.1016/j.proeng.2016.11.876.
- [20] Shi-Zhou Xu, Feng-You He, "Improvement of High-Power Three-Level Explosion-Proof Inverters Using Soft Switching Control Based on Optimized Power-Loss Algorithm", Journal of Electrical and Computer Engineering, vol. 2015, Article ID 571209, 14 pages, 2015. https://doi.org/10.1155/2015/571209.
- [21] O. O. Anyanor, A. O. C. Nwokoye, O. A. Ikenga1 and C. C. Emeregonu." Efficient Power Response Characteristics of 2kVA Low Cost Inverter under Resistive Loads and Inductive Loads" Journal of Engineering Research and Reports 20(11): 115-127, 2021; Article no.JERR.71773 ISSN: 2582-2926 DOI: 10.9734/JERR/2021/v20i1117415.
- [22] H-C Cheng, Y-H Shen, W-H Chen "Parasitic extraction and power loss estimation of power devices Journal of Mechanics, Volume 37, 2021, Pages 134–148, https://doi.org/10.1093/jom/ufaa022
- [23] Srinivasan, G.; Rivera, M.; Loganathan, V.; Ravikumar, D.; Mohan, B. "Trends and Challenges in Multi-Level Inverter with Reduced Switches," Electronics 2021, 10, 368.
- [24] Khan, M.Y.A.; Liu, H.; Yang, Z.; Yuan, X. A "Comprehensive Review on Grid Connected Photovoltaic Inverters, Their Modulation Techniques, and Control Strategies," Energies 2020, 13, 4185.
- [25] Bughneda, A.; Salem, M.; Richelli, A.; Ishak, D.; Alatai, S. "Review of Multilevel Inverters for PV Energy System Applications," Energies 2021, 14, 1585.
- [26] Rahman, S.; Khan, I.; Rahman, K.; Al Otaibi, S.; Alkhammash, H.; Iqbal, A. "Scalable Multiport Converter Structure for Easy Grid Integration of Alternate Energy Sources for Generation of Isolated Voltage Sources for MMC," Electronics 2021, 10, 1779.
- [27] Hassan, A.; Yang, X.; Chen, W.; Houran, M.A. "A State of the Art of the Multilevel Inverters with Reduced CountComponents," Electronics 2020, 9, 1924.
- [28] Fahad, M.; Tariq, M.; Sarwar, A.; Modabbir, M.; Zaid, M.; Satpathi, K.; Hussan, R.; Tayyab, M.; Alamri, B.; Alahmadi, A. "Asymmetric Multilevel Inverter Topology and Its Fault Management Strategy for High-Reliability Applications," Energies 2021, 14, 4302
- [29] Ali, M.; Tariq, M.; Lin, C.-H.; Chakrobortty, R.K.; Alamri, B.; Alahmadi, A.; Ryan, M.J. "Operation of a UXE-Type 11-Level Inverter with Voltage-Balance Modulation Using NLC and ACO-Based SHE," *Sustainability* 2021, 13, 9035.
- [30] Ali, M.; Tariq, M.; Lodi, K.A.; Chakrabortty, R.K.; Ryan, M.J.; Alamri, B.; Bharatiraja, C, "Robust ANN-BasedControl of Modified PUC-5 Inverter for Solar PV Applications," *IEEE Trans. Ind. Appl.* 2021, 57, 3863–3876.
- [31] Upadhyay, D.; Khan, S.A.; Ali, M.; Tariq, M.; Sarwar, A.; Chakrabortty, R.K.; Ryan, M.J. "Experimental Validation of Metaheuristic and Conventional Modulation, and Hysteresis Control of the Dual Boost Nine-

Level Inverter," Electronics 2021, 10, 20.

- [32] Tayyab, M.; Sarwar, A.; Khan, I.; Tariq, M.; Hussan, M.R.; Murshid, S.; Alhosaini, W, "A Single Source Switched-Capacitor 13-Level Inverter with Triple Voltage Boosting and Reduced Component Count," Electronics 2021, 10, 2321. https://doi.org/10.3390/electronics10192321
- [33] Deepek Sharma, Abdul Hamid Bhat, Aijaz Ahmad and Nitin Langer "Capacitor voltage balancing in neutral-pointclamped rectifier using modified modulation index technique" Computers & Electrical Engineering. Volume 70, August 2018, Pages 137-150. https://doi.org/10.1016/j.compeleng.2018.02.031.
- [34] Zalifah Ramli, Jafferi Jamaludin, Nasrudin Abd Rahim and Saaidal Razalli Azzuhri "Capacitor Voltage Balancing with Online Controller Performance-Based Tuning for a Switch-Sharing-Based Multilevel Inverter" Appl. Sci. 2021, 11, 4428. https://doi.org/10.3390/app11104428 https://www.mdpi.com/journal/applsci
- [35] Mehmet Kurtoğlu and Ahmet Mete Vural, "A Novel Nearest Level Modulation Method with Increased Output Voltage Quality for Modular Multilevel Converter Topology", International Transactions on Electrical Energy Systems, vol. 2022, Article ID 2169357, 17 pages, 2022. https://doi.org/10.1155/2022/2169357
- [36] Robert Stella "Natural Capacitor Voltage Balance in Multilevel Flying Capacitor Convertrs. A Review of Research Achievements" Power Electronics and Drives. Vol. 1(36), No. 2, 2016. DOI:10.5277/PED160201. https://sciendo.com/pdf/10.5277/ped160201.
- [37] VNSR Murthy and Dr. A. Pandian "Analysis of Capacitor Voltage Balance in Multilevel Inverter" International Journal of Applied Engineering Research ISSN 0973-4562 Volume 12, Number 1 (2017) http://www.ripublication.com.
- [38] Luca Tarisciotti, Pericle Zanchetta, Alan Watson, Stefano Bifaretti, Jon C. Clare, Senior and Patrick W. Wheeler "Active DC Voltage Balancing PWM Technique for High-Power Cascaded Multilevel Converters", IEEE Transactions on industrial Electronics https://nottingharepository.worktribe.com/722875/1/Active%20DC%20voltage%20balancing%20PWM %20technique%20for%20highpower%20cascaded%20multilevel%20converters.pdf
- [39] Jagabar S. Mohamed Ali and Vijayakumar Krishnasamy "Compact Switched Capacitor Multilevel Inverter (CSCMLI) with self-Voltage balancing and Boosting Ability. IEEE Transactions on Power Electronics pp. (99):1-1. Sept. 2018. DOI: 10.1109/TPEL.2018.2871378. https://ieeexplore.ieee.org/document/8468075
- [40] Kaibalya Prasad Panda, Prabhat Ranjan Bana, Oleh Kiselychnyk, Jihong Wang and Gayadhar Panda. "A Single-Switched-Capacitor-Based Step-Up Multilevel Inverter With Reduced Components" IEEE Transactions on Industry Applications, Vol. 57, No. 4, pp. 3801-3811. July/August 2021
- [41] Manita Kumari, Marif Daula Siddique, Adil Sarwar, Mohd Tariq, Saad Mekhilef, Atif Iqbal "Recent trends and review on switched-capacitor-based single-stage boost multilevel inverter" International Transactions on Electrical Energy Systems. Vol. 31, Issue 3. March, 2021. https://doi.org/10.1002/2050-7038.12730
- [42] Farzad Iraji, Nima Tashakor and Stefan Goetz "A Generalized Switched Capacitor Modular Multilevel Inverter Topology for Multiphase Electrical Machines with Capacitor – Voltage Self - Balancing Capability" https://arxiv.org/ftp/arxiv/papers/2204/2204.06867.pdf. Accessed 25/04/2022
- [43] Kaibalya Prasad Panda, Prabhat Ranjan Bana, Oleh Kiselychnyk, Jihong Wang and Gayadhar Panda A Single-Source Switched-Capacitor-Based Step-Up Multilevel Inverter With Reduced Components. Available from: https://www.researchgate.net/publication/350330958\_ [accessed Apr 25 2022].
- [44] Hardik Shahane, Shekhar Onkarkar, Prashik Khandekar, Zalendra Bhagat and Resham Tondare "Review of Different PWM Techniques" International Journal of Engineering Research in Electrical and Electronic Engineering (IJEREEE). Vol 4, Issue 3, pp. 206-208. March 2018. https://www.technoarete.org/common\_abstract/pdf/IJEREEE/v5/i3/Ext\_45138.pdf
- [45] O. J. K. Oghorada, Li Zhang, B.A. Esan, and Egbune Dickson "Carrier-based sinusoidal pulse-width modulation techniques for flying capacitor modular multi-level cascaded converter" Heliyon Journal. 2019 Dec; 5(12): e03022. doi: 10.1016/j.heliyon.2019.e03022 (accessed 25/04/2022).
- [46] Savyasachi, G. K., Avinash, R, Rakshith, P. and Apoorva, G. K. "Comparison of Three Sinusoidal Pulse Width Modulation Techniques for Five- Cascaded Inverter using Simulink" International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181. Vol. 4 Issue 05, pp. 1294-1298. May-2015.
- [47] Prof R. Kameswara Rao, P. Srinivas, M.V. Suresh Kumar "Design and Analysis of Various Inverters Using Different PWM Techniques" The International Journal Of Engineering And Science (IJES) ISSN 1813 1805, 41-51 (e): 2319 Ν (p): 2319 pp. 2014 ||. https://theijes.com/papers/ICIEEE/F041051.pdf.
- [48] Yonis. M. Buswig, Azuka Affam, Hani Albalawi, Norhuzaimin bin Julai, Al-Khalid bin Hj Othman, and Ohirul Qays "Development and Modelling of Three Phase Inverter for Harmonic Improvement using

Sinusoidal Pulse Width Modulation (SPWM) Control Technique" International Journal of Recent Technology and Engineering (IJRTE) ISSN: 2277-3878, Volume-8 Issue-4, pp. 1897-1902. November 2019.

- [49] Nazmul Islam Raju, Md. Shahinur Islam and Ahmed Ahsan Uddin "Sinusoidal PWM Signal Generation Technique for Three Phase Voltage Source Inverter with Analog Circuit & Simulation of PWM Inverter for Standalone Load & Micro-grid System" International Journal Of Renewable Energy Research. Nazmul Islam Raju et al., Vol.3, No.3, pp. 647-658. https://www.ijrer.org/ijrer/index.php/ijrer/article/download/771/pdf
- [50] D. B. N. Nnadi, S. E. Oti, and C. I. Odeh, "Cascaded Single-Phase, Pwm Multilevel Inverter With Boosted Output Voltage," Niger. J. Technol., vol. 39, no. 2, pp. 589–599, 2020, doi:10.4314/njt.v39i2.30.