

Journal of Science and Technology Research

Journal homepage: www.nipesjournals.org.ng



## Effect of Temperature on the Quasi Ballistic Transport of a Double Gate Nano-MOSFET

S.M.Gana<sup>1\*</sup>, G.S.M.Galadanci<sup>1</sup>, T. H. Darma<sup>1</sup>, A.S. Gidado<sup>1</sup>, A. Tijjani<sup>1</sup>

<sup>1</sup> Physics Department, Bayero University Kano, P.M.B 3011, Kano \*Corresponding Author: <u>smgana.phy@buk.edu.ng</u> Phone Number: +2348037504446

#### **Article Info**

Received 03 May 2021 Revised 17 May 2021 Accepted 18 May 2021 Available online 04 June 2021

Keywords:

Double Gate Nano-MOSFET, Channel Length, Electron velocity, Electron Density, Sub-Band Energy



https://doi.org/10.37933/nipes/3.2.2021.1

https://nipesjournals.org.ng © 2021 NIPES Pub. All rights reserved.

#### Abstract

This work analyzes the variation and effect of temperature on the electron transport in a Double Gate Nano-MOSFET (DG MOSFET) using quasi ballistic transport (semi-classical) model. NanoMOS version 4.0.4 is used to simulate and investigate the variation and the effect of temperature covering a range of 50k, 450k, and 850k and its influence on the channel dimension from 0nm to 50nm to obtained electronics properties such as the Average electron velocity, 2D electron density and the Sub-band energy along the channel. The study focuses on the elemental semiconductors (Si and Ge) Channel and compound semiconductors (GaAs and InAs) channel under high drain bias than under low drain bias. The result obtained showed that at low temperature for the Si, Ge, GaAs and InAs channels, the 2D electron density was found to be  $5.76 \times 10^{11} Cm^{-2}$  with an average electron velocity at a peak value of  $6.09 \times 10^5$  m/s and the Sub-band energy profile along the channels is  $-4.98 \times 10^{-1}$  eV resulting in high on-state current (Ion). At an average temperature for the Si, Ge, GaAs and InAs channels the 2D electron density was found to be  $1.75 \times 10^{12} Cm^{-2}$  with average electron velocity at a peak value of 5.76  $\times$  10<sup>5</sup> m/s and the Sub-band energy profile along the channel is  $-3.65 \times 10^{-1}$  eV, while at 850k the 2D electron density was found to be  $3.38 \times 10^{12} Cm^{-2}$  with average electron velocity at a peak value of  $5.23 \times 10^5$  m/s and the Sub-band energy profile along the channel is  $-1.87 \times 10^{-1}$  eV for the Si, Ge, GaAs and InAs channels. The result shows that the average temperature range from 300k to 450k is more appropriate and suitable for digital system design using DG MOSFET.

### **1. Introduction**

The semiconductor industry has made considerable progress, especially regarding the Metal Oxide Semiconductor Field Effect Transistor (MOSFET). MOSFETs have the remarkable feature that as they become smaller they also become cheaper, consume less power, become faster, and enable more functions per unit area of silicon [1, 2, 3]. However, as the density of circuits increases while scaling down there is always an increase in temperature as such the need to study the effect of temperature on MOSFETs [4, 5, 6].

As the physical gate length is reduced and scaled down to feature sizes in the order of atomic dimensions, fundamental limits are approached causing transistors and wires to behave in a manner that is far from ideal [7, 8]. Below 65-nm as reported by [9] several device-level challenges arise

#### S.M.Gana et al. / NIPES Journal of Science and Technology Research 3(2) 2021 pp. 1-10

such as short channel effects, drain induced barrier lowering (DIBL), punch through, quantum tunneling through the gate, impact ionization, large parametric variations, and an exponential increase in leakage current, loss of control, reliability issues, excessive process variations, selfheating [9, 10]. Another research by Afzal in 2017 reported those effects to occur below the 22-nm scale. All these phenomena degrade the performance and switching characteristics of MOSFET [11]. This results in major concerns for scaling down the feature size of these devices which poses a dramatic challenge to circuit designing and fabrication at the nanoscale [12, 13].

The metal oxide semiconductor field-effect transistors (MOSFETs) demonstrated with gate length below 20nm shows a rapid and aggressive acceleration of scaling beyond the 2001 ITRS projections into the 10nm region, this brought about the importance to explore more ways to enhance future electronic devices for digital system design [14, 15, 16]. In 2018 the effect of temperature on drain current, threshold, trans-conductance, and sub-threshold leakage current of 7nm MOSFET at a temperature ranging from -60 to 20°C showed a Linear decrease in drain current and threshold voltage with an increase in temperature and at Low temperature, the current of MOSFET raises because of increase in mobility of electrons & holes increased [17].

As MOSFET shrink to nanometer scales, their dimensions begin to approach the wavelength of the electron. The operation of deep-submicron MOSFETs is now entering a regime in which quantummechanical effects become noticeable and thus classical physics is no longer sufficient for accurate modeling of operating characteristics [18, 19].

The goal of this research is to employ a semi-classical model (where some part of the system is treated quantum mechanically) to explore the effect of temperature as the physical channel length of the double-gate MOSFET is varied accordingly from 10nm to 50nm in the interval of 10nm covering a temperature range of 50K, 450K, and 850K. And since the limitations of some materials for high-temperature electronics have led to the search for suitable materials that operate reliably at high temperatures; we study the effect of temperature for a single compound (Si and Ge) and binary compound (GaAs, and InAs) semiconductors.

## **1.2 Transport Model**

Natori's theory [20] of ballistic MOSFETs highlights the importance of the source to channel barrier [21]. An expression for the strong inversion drain current in the ballistic limit is readily derived as described in Equation (2) [21, 11];

$$I_{D} = WC_{OX}(V_{GS} - V_{T})\widetilde{v_{T}} \left[ \frac{1 - \frac{\mathcal{F}_{1/2}(\eta_{F1} - \frac{qV_{DS}}{k_{B}T})}{\mathcal{F}_{1/2}(\eta_{F1})}}{1 + \frac{\mathcal{F}_{0}(\eta_{F1} - \frac{qV_{DS}}{k_{B}T})}{\mathcal{F}_{0}(\eta_{F1})}} \right]$$
(1)

Where  $V_{GS}$  is the gate to source voltage, W is the width of the channel,  $C_{ox}$  is the gate oxide capacitance. In analyzing Equation 2 the following Fermi-Dirac integrals are used;

$$\mathcal{F}_{1/2}\left(\eta_{F1} - \frac{qV_{DS}}{k_BT}\right) = e^{\eta_{F1} - \frac{qV_{DS}}{k_BT}}$$
(2)  
$$\mathcal{F}_{2}\left(\eta_{T1} - \frac{qV_{DS}}{k_BT}\right) = \ln\left(1 + e^{\eta_{F1} - \frac{qV_{DS}}{k_BT}}\right)$$
(3)

$$\mathcal{F}_0\left(\eta_{F1} - \frac{qV_{DS}}{k_BT}\right) = \ln\left(1 + e^{\eta_{F1} - \frac{qV_{DS}}{k_BT}}\right) \tag{3}$$

At a region above the threshold, the Fermi-Dirac integrals in Equation (1) can also be used to analyze the drain current per micron of width in terms of the ballistic efficiency (B) and can also be simplified to exponential terms where the Sub-band potential at the drain side is lower by  $qV_{DS}$  such that  $\eta_{F2} - \eta_{F1} = -\frac{qV_{DS}}{K_{r}}$  hence Equation (1) becomes;

$$\frac{I_D}{W} = BC_{OX}(V_{GS} - V_T)\widetilde{v_T} \left[ \frac{1 - e^{qV_{DS}}/\kappa_B T}{\frac{1 - e^{qV_{DS}}}{\kappa_B T}} \right]$$
(4)

The unidirectional thermal velocity plays an important role in transport. Under equilibrium, the thermal average velocity of electrons with positive velocities is zero [22, 23]. Below the threshold, we can assume Maxwell Boltzmann statistics and the thermal velocity ( $\nu_T$ ) is given by;

$$\nu_T = \sqrt{\frac{2k_B T}{\pi m^*}} \tag{5}$$

Where the effective mass is  $m^*$ , the average carrier velocity at the beginning of the channel is the equilibrium, uni-directional thermal velocity [22, 24]. Assuming that only one sub-band is occupied the thermal injection velocity  $(\tilde{v}_T)$  at the top of the barrier is given by

$$\widetilde{\nu_T} = \nu_T \left( \frac{\mathcal{F}_{1/2}(\eta_{F_1})}{\mathcal{F}_0(\eta_{F_1})} \right) \tag{6}$$

The unidirectional thermal velocity in the non-degenerate limit is the same in 1D as in 2D and 3D and  $\tilde{\nu}_T \cong \nu_T$  and for degenerate conditions  $\tilde{\nu}_T > \nu_T$ . Poisson's equation describes the spatial relationship between a certain electron density distribution and the corresponding electric field [25, 26].

$$\nabla^2 \phi = -\frac{1}{\epsilon} \left( p - n + N_D^+ - N_A^- \right) \tag{7}$$

Where  $\emptyset$  is the electric potential, p is the hole density, n is the electron density,  $N_D^+$  is donor Density and  $N_A^-$  is the acceptor density [27, 28]. If we are only treating electrons in the absence of holes Poisson's equation is given by;

$$\nabla^2 \phi = -\frac{1}{\epsilon} \left( -n + N_D^+ - N_A^- \right) \tag{8}$$

The electron density at a certain energy level is defined as the product of the Local Density of State (LDOS) and Fermi distribution at that energy [29, 27].

$$n(E) = D(E)f(E)$$
(9)

Where n(E) is the electron density at energy E, D(E) is the local density of state at energy E and f(E) fermi distribution of the electron at energy E [27].

## 2. Methodology

NanoMos is a 2-D simulator for thin body (less than 5 nm) devices. The program uses a Green's function approach and a simple treatment of scattering based on the idea of Büttiker probes. The double gate device geometry permits an efficient mode space approach that dramatically lowers the computational burden and permits its use as a design tool [30]. Also implemented for comparison is a ballistic solution of the Boltzmann transport equation and the drift-diffusion approaches.

## **2.1 Simulation Procedure**

The transport models treat quantum effects in the confinement direction exactly and the names indicate the technique used to account for carrier transport along the channel. The transport model is solved self-consistently with Poisson's equation. Several internal quantities such as sub-band profiles, sub-band electron densities, potential profiles, and I-V information can be obtained from the source code [27].



Figure 1: Simulation Procedure

The simulation for the variation in temperature is done using the following procedure;

• The device is modeled by selecting device type (Double gate MOSFET)

- Selecting Transport Model for the device geometry (ballistic transport using semiclassical Approach) and input bias parameters are inputted.
- Devices description parameters are selected.
- Simulation options are inputted (vertical and Horizontal Nodes spacing, convergence parameters, and Number of subbands).
- The program is run to obtain results.

Table 1 gives the initial parameters for the input parameters while the temperature is varied at 50k, 450k, and 850k each temperature result is obtained for a different channel length of 10nm, 20nm, 30nm, 40nm, and 50nm respectively. The source voltage is varied from 0.50V to 1.50V with a step size of 0.10V for *Si*, *Ge*, *GaAs*, *and InAs*. The DG-MOSFET is simulated using the parameters in Table 1 to obtain the average electron velocity of the first, second, and third valleys, the 2D electron density, and the sub-band energy profile along the channel for quasi ballistic transport model. The values are obtained at 50k, 250k, and 450k under high drain bias than under low drain bias, and the on-state current in strong inversion is limited by a small portion of the channel near the source, that is the top region of the sub-band potential barrier.

Table 1: Input Parameters for DG-MOSFET simulation	
Input Parameters	<b>Initial Parameters</b>
V <sub>GS</sub> (Gate/source Voltage)	0.5
V <sub>DS</sub> (Drain/source Voltage	0.5
Source/drain doping concentration (ND)	1.00E+18
Channel body acceptor impurity concentration (NA)	1.00E+12
Top/bottom Gate length	5nm
Channel (film) thickness (T <sub>ch</sub> )	3nm
Top/bottom oxide insulator thickness (Tox)	1nm
Top/bottom gate contact work function	4.188ev
Top/bottom insulator relative dielectric constant	3.9
Channel body relative dielectric constant	11.7

## 3. Results and Discussion

## 3.1 Average Electron Velocity

The average electron velocities are obtained for *Si*, *Ge*, *GaAs*, *and InAs* at a temperature range of 50k, 450k and, 850k under high and low drain bias. The average electron velocity at 50k, 450k, and 850k are shown in Figure 2, 3, 4 and 5 for both *Si*, *Ge*, *GaAs*, and *InAs* respectively. At 50k the average electron velocity is at the peak value of  $6.09 \times 10^5 \text{ m/s}$  at 50nm,  $5.76 \times 10^5 \text{ m/s}$  at 450k and  $5.23 \times 10^5 \text{ m/s}$  at 850k for both *Si*, *Ge*, *GaAs*, and *InAs*. It is found that the average electron velocity always increase as the channel length increases. This is because, at the third valley of electrons, the electrons are closer to the conduction band, and thus as the gate voltage  $V_{GS} = 0.6v$  increases, the average electron velocity increases before it becomes relatively constant with the smallest decrement above 47 nm. There is an averagely high on-state current ( $I_{on}$ ) controlled by how rapidly the electrons are transported from the drain high electric field region to the source low electric field region. This conforms with a similar work by Ooi and King in 2013 which reported that at low temperature the average velocity is at maximum peak value than at high temperature [31].

S.M.Gana et al. / NIPES Journal of Science and Technology Research 3(2) 2021 pp. 1-10



Figure 2: Si Average Electron velocity



Figure 4: GaAs Average Electron velocity



Figure 3: Ge Average Electron velocity



Figure 5: InAs Average Electron velocity

#### **3.1 2D Electron Densities along the Channel**

The 2D electron density at 50k along the channel is concentrated from 0.0 nm to around 2.0 nm and reaches its peak value of  $5.575 \times 10^{11} cm^{-2}$  at 2.5nm for all *Si*, *Ge*, *GaAs*, and *InAs* as shown in Figures 6,7,8, and 9 respectively. At low temperature, the barrier potential is high resulting in low electron counts, and with gate voltage  $V_{GS} = 0.5v$ , the electron density is high from 0.0 nm to 2.0 nm to overcome the barrier potential, at 2.5 nm. With a step size of 0.1v the gate voltage becomes  $V_{GS} = 0.6v$  hence the barrier potential is suppressed resulting in a large number of electrons drifting from the drain to the source through the channel region. Thus, at the source region, the electron density was found to be  $5.76 \times 10^{11} Cm^{-2}$  at 50k,  $1.75 \times 10^{12} Cm^{-2}$  at 450k and  $3.38 \times 10^{12} Cm^{-2}$  at 850k. As the channel increases the gate voltage increase with a resulting increase in the potential electron profile which causes rapid decreases in the electrons entering the channel and thus decrease in the electron density at around 12.5nm is observed.

At an average temperature, the barrier potential is averagely high which also results in an averagely high electron (Average electron density) at 450K for both *Si*, *Ge*, *GaAs*, and *InA*. The electron density is at a peak value of  $1.75 \times 10^{12} cm^{-2}$  at 0.0 nm and with an averagely high temperature, the barrier is easily suppressed resulting in a large number of electrons drifting from the drain to the source through the channel region. At high temperature, the density of electrons is very high as such

# S.M.Gana et al. / NIPES Journal of Science and Technology Research 3(2) 2021 pp. 1-10

the electrons are concentrated at the lowest channel region (0.0nm) with a peak value of  $3.383 \times 10^{12} cm^{-2}$  to overcome the barrier potential, but the barrier potential is very low at high temperate so even with gate voltage  $V_{GS} = 0.5v$  large number of electrons easily overcome the barrier potential and drift from the drain to source through the channel region before it becomes relatively constant as the channel length increases above 12.5nm. This behavior is also reported by Rahman et al. in 2003 that the device exhibit a strong drain electron injection and the MOSFET is under the on-state condition because a high drain bias lowers the energy in the drain and a high gate voltage lower the potential energy barrier, which allowed electrons to flow from source to drain [32].



Figure 6: Si 2D Electron density



Figure 7:Ge 2D Electron density



Figure 8: GaAs 2D Electron density

Figure 9: InAs 2D Electron density

## 3.3 Sub-Band Energy along the Channel

At low gate voltage the energy barrier between the drain and the source along the channel is high this makes the device to be in the off state. When the drain bias is high by a significant increase in the gate voltage the energy is lowered and the high gate voltage lowers the potential energy barrier which allowed electrons to flow from the source to the drain. Figures 10, 11, 12, and 13 show the

# S.M.Gana et al. / NIPES Journal of Science and Technology Research 3(2) 2021 pp. 1-10

first sub-band energy along the channel for both Si, Ge, GaAs, and InAs respectively. At low temperature (50k) the potential barrier is very high and the energy along the channel is  $-4.98 \times 10^{-1}$  hence the channel is populated with electrons (high electron density) as described in Figure 14, 15, 16, and 17 for Si, Ge, GaAs, and InAs respectively. And as the gate voltage increase from  $V_{GS} = 0.5v$  to  $V_{GS} = 1.5v$  the channel length increases. The energy also increases to overcome the barrier potential and the device is in the on-current state  $(I_{on})$ . As the temperature increases to an average temperature (450k), the velocity of the electrons increases along the channel, the energy in the sub-band is averagely  $-3.65 \times 10^{-1} eV$ , and this energy increases as the channel length increases with decreases in the electron density. At high temperature (850k) the potential energy barrier is lowered which causes a significant decrease in the electron density as the channel length increases with sub-band energy at  $-1.87 \times 10^{-1}$ . This decrease in electron density allowed the electrons to have much high energy to cross through the channel easier from the source to the drain resulting in a lower average velocity as can be seen from the 3<sup>rd</sup> valley average electron velocity plot in Figures 2,3,4 and 5 for Si, Ge, GaAs, and InAs respectively. This is also reported by Ziabari et al. in 2013 that there is a barrier potential region near the source of the channel that always determines the number and amount of electrons entering the channel from the drain [26].











Figure 11: Ge 1<sup>st</sup> sub-band energy



Figure 13: InAs sub-band energy

## **5.0 Conclusion**

The quasi ballistic transport model (semi-classical) is employed in this work using NanoMOS version 4.0.4 simulation software at 50k, 450k, and 850k respectively for Si, Ge, GaAs, and InAs semiconductors. The average electron velocity reaches a peak value of  $9.02 \times 10^5 m/s$  at low temperature which is subjected to high barrier potential through the channel region and the energy along the channel is very low hence the channel is populated with electrons (High 2D electron density) at  $1.812 \times 10^{12} Cm^{-2}$ , thus the electrons need high potential energy to cross over to the source. As the temperature increase from an average to a higher temperature (450k to 850K) the barrier potential reduces and the energy in the sub-band increases with decreases in the electron density. The average electron velocity reduces by averagely high on-state current  $(I_{on})$  controlled by how rapidly the electrons are transported from the drain high electric field region to the source low electric field region. This is true for both the elemental semiconductors (Si, Ge) and the compound semiconductors (*GaAs* and *InAs*). The results obtained agreed with a similar work by Ooi and King in 2013 that at low temperature the average velocity is at maximum peak value than at high temperature because the semi-classical electrons are treated as particle nature as such the vibration of atoms about their equilibrium position (lattice vibration) increases which hinder the movement of the particulate electrons.

## Reference

- [1] M. Cheralathan, "Compact modeling for multi-gate MOSFETs using advanced transport models," *Ph.D. thesis, Universitat Rovira I Virgili Department of Electronic, Electric and Automatic Engineering.*, p. 149, 2013.
- [2] M. Asmaa, "Analysis of temperature and high-frequency effects in Double-Gate MOSFETs," University: Rovira I Virgili, Tarragona Spain, 2013.
- [3] S. P. Rout and P. Dutta, "Impact of high mobility III-V compound material of a short channel thin-film SiGe double gate junctionless MOSFET As a source," John Wiley & Sons, Ltd., U.S.A, 2019.
- [4] C. Ja and I. Yehea, "On the Scaling of temperature-Dependent Effects," *IEEE transactions on computer-aided design of integrated circuits and systems*, vol. 26, no. 10, 2007.
- [5] S. R. Suddapalli and B. R. Nistala, "Analytical modeling of sub-threshold current and swing of strained-Si graded channel dual-material double-gate MOSFET with interface charges and analysis of circuit performance," *Int J Numer Model EL*, vol. 5, no. 6, pp. 1-17, 2020.
- [6] W. Jing, "Device Physics and Simulation of Silicon Nanowire Transistors: A Ph.D. Thesis," Faculty of electrical and computer engineering Purdue University., USA, 2005.
- [7] S. Kaveri and S. M. Turkane, "A Comparative Analysis of Tunneling FET Characteristics for Low Power Digital Circuits," *International Journal of Current Engineering and Technology*, vol. 4, no. 1, pp. 187-190, 2014.
- [8] A. S. Geege, P. Vimala, A. T. Samuel, and N. Arumugam, "Design and Analysis Of InA And GaAs Double Gate MOSFET Transistors for Low Power Applications," *ICTACT Journal on Microelectronics*, vol. 5, no. 4, pp. 876-879, 2020.
- [9] K. S. Mane and P. P. Narwade, "Efficient digital circuits based on CNTFET," *International Journal of Electrical and Electronics Engineers*, vol. 7, no. 1, pp. 467-473, 2015.
- [10] J. P. Colinge, FinFETs, and Other Multi-Gate Transistors, 1st ed., New York, USA: Springer Publishing Company, Incorporated, 2007.
- [11] A. Dargar and V. M. Srivastava, "Thickness Modeling of Short-Channel Cylindrical Surrounding Double- Gate MOSFET at Strong Inversion Using Depletion Depth Analysis," *Micro and Nanosystems*, vol. 13, no. 3, pp. 319 - 325, 2021.

- [12] S. Das, S. Bhattacharya, and D. Debaprasad, "Design of Digital Logic Circuits using Carbon," *International Journal of Soft Computing and Engineering (IJSCE)*, vol. 1, no. 6, pp. 173-178, 2011.
- [13] R. Zarhoun, H. M. Mohammad, S. F. Samira, and K. Navi, "An Efficient 5-Input Exclusive-OR Circuit Based on Carbon Nanotube FETs," *ETRI Journal*, vol. 369, no. 1, pp. 89-98, 2014.
- [14] A. S. Victor, J. W. Thomas, and K. L. Konstantin, "Nanoscale Silicon MOSFETs: A Theoretical Study," *IEEE Transaction on Electron Devices*, vol. 50, pp. 1926-1931, 2003.
- [15] H. Kawaura, T. Sakamoto and T. Baba, "Observation of source-to-drain direct tunneling in 8 nm gate electrically variable shallow junction MOSFET," *Applied Physics Letter*, vol. 76, p. 3810–3812, 2000.
- [16] D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H. S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," *Proc. IEEE*, vol. 89, p. 259–288, 2001.
- [17] G. Gayatri, S. Milan, and L. Sudhir, "Simulation And Analysis of Temperature Effect On 7nm n-MOSFET," *Open Access International Journal of Science and Engineering*, vol. 3, no. 6, pp. 15-19, 2018.
- [18] A. Bekaddour, "The Variability of Threshold Voltage Influenced by Lengths of Second Gate Voltage in Asymmetric IDG Si-Nanowire MOSFETs," *Journal of Nanoscience & Nanotechnology Research*, vol. 5, no. 1:8, pp. 1-3, 2021.
- [19] P. M. Solomon, S. Luryi, J. Xu and A. Zaslavsky, Strategies at the end of CMOS scaling," in Future Trends in Microelectronics, New York: Wiley, 2002.
- [20] K. Natori, "Ballistic metal-oxide-semiconductor field-effect transistor," *Journal of Applied Physics*, vol. 76, no. 8, p. 4879–4890, 1994.
- [21] C. Jeong, D. Antoniadis and M. Lundstrom, "On Backscattering and Mobility in Nanoscale Silicon MOSFETs," *Birck and NCN Publications*, vol. 59, no. 11, pp. 2762-2769, 2009.
- [22] M. Lundstrom and Z. Ren, "Essential Physics of Carrier Transport in Nanoscale MOSFETs," *IEEE Transaction Electron Devices*, vol. 49, no. 1, pp. 133-141, 2002.
- [23] C. Y. Ooi and S. K. Lim, "Study of Timing Characteristics of NOT Gate Transistor Level Circuit Implemented Using Nano-MOSFET by Analyzing Sub-Band Potential Energy Profile and Current-Voltage Characteristic of Quasi-Ballistic Transport," *World Journal of Nano Science and Engineering*, 6, pp. 177-188, 2016.
- [24] O. C. Yee and S. K. Lim, "Simulation Study On The Electrical Performance Of Equilibrium Thin-Body Double-Gate Nano-Mosfet," *Jurnal Teknologi*, vol. 76, no. 1, p. 87–95, 2015.
- [25] T. Hatakeyama and K. Fushinobu, "Electro-Thermal Behavior of a Sub-MicrometerBulk CMOS Device: Modeling of Heat Generation and Prediction of Temperatures," *Internation Journal of Heat Transfer Engineering*, vol. 29, no. 2, p. 120–133, 2008.
- [26] A. A. Ziabari, M. Charmi, and H. R. Mashayekhi, "The Impact of body doping concentration in the performance of Nano MOSFET: A Quantum Simulation," *Chinese Journal of Physics*, vol. 51, no. 4, pp. 844-853, 2013.
- [27] Wang, "NanoMOS 4.0: A Tool To Explore Ultimate Si Transistors and Beyond," Purdue University, West Lafayette, Indiana, 2010.
- [28] A. A. Ahmadain, K. P. Roenker, and K. A. Tomko, "A Study of the Performance of Ballistic Nanoscale MOSFETS Using Classical and Quantum Ballistic Transport Models," *Sixth IEEE Conference on Nanotechnology, Cincinnati, OH, USA*, vol. 3, no. 6, pp. 16-19, 2006.
- [29] Z. Ren, S. Goasguen, A. Matsudaira, S. S. Ahmed, K. Cantley, Y. Liu, Y. Gao, X. Wang, and M. Lundstrom, "NanoMOS," 22 March 2006. [Online]. Available: https://nanohub.org/resources/nanomos.
- [30] Z. Ren, R. Venugopal, S. Goasguen, S. Datta, and M. S. Lundstrom, "nanoMOS 2.5: A Two-Dimensional Simulator for Quantum Transport in Double-Gate MOSFETs," *IEEE Transaction on Electron Devices*, vol. 50, no. 9, pp. 1914-1925, 2003.
- [31] C. Y. Ooi and S. K. King, "Temperature Variation Effects In Nano-Mosfets Based on Simulation Study," *International Journal of Education and Research*, vol. 1, no. 2, pp. 1-17, 2013.
- [32] A. Rahman, J. Guo, S. Datta, and M. S. Lundstrom, "Theory of Ballistic Nanotransistors," *IEEE TRANSACTIONS ON ELECTRON DEVICES*, vol. 50, no. 9, pp. 1853-1864, 2003.

- [33] A. M. A. Valdés, "Design and Evaluation of Logic Gates Based on IG FinFET," Design and Evaluation of Logic Gates Based on IG FinFET. Thesis Universidade Federal do Rio Grande do Sul. Programa de Pós-Graduação em Microeletrônica, Porto Alegre, 2016.
- [34] S. Cristoloveanu, F. Allibert, and A. Zaslavsky, "Double-gate MOSFETs: Performance and Technology," *In IEEE. Semiconductor Device Research Symposium*, p. 459–460, 2001.
- [35] N. Goel and A. Tripathi, "Performance of double-gate SOI MOSFET," *Internation Journal of Electronics Engineering, Serials Publications*, vol. 4, no. 1, p. 57–59, 2012.
- [36] S. K. Choudhary, "A comparative analysis of the short-channel effects of double-gate, tri-gate, and gate-allaround MOSFETs," *Int. J. Nanoparticles*, vol. 12, pp. 112-121, 2020.
- [37] S. Leeuw and V. M. Srivastava, "Realization with Fabrication of Double-Gate MOSFET Based Buck Regulator," *International Journal of Electrical and Electronic Engineering & Telecommunications*, vol. 10, no. 1, pp. 66-75, 2021.