

Advances in Engineering Design Technology

Journal homepage: www.nipesjournals.org.ng



# Enhancement of a Synthesized Single Cycle MIPS Processor on Altera DE2 FPGA Development Board

#### S.U. Mustapha<sup>a</sup>, S.S. Ahmad<sup>b</sup>

<sup>a</sup>Bayero University, Kano, No. 2 Hassan Gwarzo Road, Kano, Nigeria. <sup>b</sup>King Fahad University of Petroleum and Minerals, Dammam, Saudi Arabia **Corresponding Author:** sumustapha.phy@buk.edu.ng

#### **ARTICLE INFORMATION**

# ABSTRACT

Article history: Received 04 May 2021 Revised 02 July 2021 Accepted 09 August 2021 Available online 31 August 2021	The MIPS processor continues to be one of the most popular processors in the field of embedded systems mainly because of its speed and reduced instructions. This work presents a single cycle MIPS synthesized on Altera DE2 development board. It is further enhanced by developing extra sets of instructions. The design is tested by running Mips Assembly Language (MAL) programs on the
Keywords: Altera, DE-2, MIPS, Synthesis, Verilog	model. Results indicate that the enhanced model has more executable instructions and has an on board maximum frequency of 25MHz which is good for softcore processor.
https://nipesjournals.org.ng © 2021 NIPES Pub. All rights reserved	

#### 1. Introduction

The Microprocessor without Interlocked Pipeline Stages (MIPS) is highly popular in field of a embedded systems design. It is a Reduced Instruction Set Computer (RISC) processor that supports fewer and simpler instructions than their counter parts (Complex Instruction Set Computer (CISC) processors). The idea behind the reduction of instruction is to reduce hardware size and increase the speed of operation as shown by research [1, 2]. The MIPS processor has a load-store architecture and has a 5-Stage instruction execution stage [3]. This means that it requires two instructions to be executed in order to access memory. Although it is pipelined, it solves the problem of hardware interlocking by implementing solutions in software leaving a user with a fast system that has a simple instruction set [4].

MIPS processors are designed to be deployed as VLSI softcore processors [5]. A primary target hardware for deploying it is a Field Programmable Gate Array (FPGA) such as Altera DE-2. MIPS being softcore, needs to be synthesized onto a chosen hardware. This is achieved by translating the whole architecture using a hardware description language. The beauty of this is that both 32bit and 64bit MIPS can be synthesized on an FPGA. Although this has been attempted and done by some researchers, there is a still a gap in the number of instructions that can be performed by the synthesized onto a hardware, the native programming language of the synthesized processor can be on the hardware. For example, if an arduino is synthesized on an FPGA, one can use C++ programs

written to be used by an arduino. The input and output pins mapping and architectural design will be carried using the destination language (Verliog). The only difference is that the hardware will be an FPGA. In a nutshell, it is just simply implementing a software based arduino on an FPGA.

In this work, a detailed implementation ANDI (AND Immediate), NOR (NOR), and LHW (Load Half Word) will be presented and discussed. The new set of instructions were written in verilog HDL and simulated using Signal-Tap analysis tool in Quartus-II software. The improved system was tested by verifying both hardware and software functionality. The design details and results will be discussed next sections.

# 2. Methodology

The MIPS design presented only implements a limited number of MIPS instructions. The instructions NOR, LH and ANDI were added to the existing design file by making some modifications in the supplied design file. The changes done for implementing each instruction will be presented. The MIPS processors has three prominent instruction types [7], the R-type which passes values within registers, the I-type which takes a register and an immediate value and a J-type instruction which are used when a jump is to be performed.

# 2.1 ANDI (AND Immediate) Instruction

The instruction ANDI is an I-type instruction that uses a source register (Rs), target register (Rt) and immediate value (Imm). It has the structure.

andi \$Rt, \$Rs, Imm

$$#Rt:= Rs \& Imm$$
(1)

It performs a logical and with the contents of the source register and the immediate value and place the result in the target register. The additions were made to implement the **andi** instruction are shown in Figures 1 and 2.

108		reg [11:0] controls; // changed from [10:0] to support nor instruction
109		<
110	$\Box$	assign {signext, shiftl16, regwrite, regdst,
111		alusrc, branch, memwrite,
112		<pre>memtoreg, jump, aluop} = contrais;</pre>
113	L	
114		always @(*)
115	Ξ	case (op)
116		6'b000000: controls <= 12'b00110000100; // Rtype 100
117		6'b100011: controls <= 12'b101010010000; // LW
118		6'b101011: controls <= 12'b100010100000; // SW
119		6'b000100: controls <= 12'b100001000001; // BEQ
120		6'b001000,
121		
122		6'b001100: controls <= 12'b001010000011; // ANDI
123		
124		6'b001001: controls <= 12'b101010000000; // ADDI, ADDIU: only difference is exception
125		6'b001101: controls <= 12'b001010000010; // ORI
126		6'b001111: controls <= 12'b011010000000; // LUI
127		6'b000010: controls <= 12'b00000001000; // J
128		<pre>default: controls &lt;= 12'bxxxxxxxxxx; // ???</pre>
129		endcase

Figure 1: Decoding the opcode of the andi instruction

S.U. Mustapha, S.S. Ahmad/ Advances in Engineering Design Technology 3, 2021 pp. 53-60

133	- mo	dule aludec(input [5:0] funct,
134		input [2:0] aluop, // changed to support more instructions
135		output reg [2:0] alucontrol);
136	L	
137		always @(*)
138	Ξ	case (aluop)
139		3'b000: alucontrol <= 3'b010; // add
140		3'b001: alucontrol <= 3'b110; // sub
141		3'b010: alucontrol <= 3'b001; // or
142		3'b011: alucontrol <= 3'b000; // andi

Figure 2: Adding the andi instruction to the ALU decoder

For the andi instruction, the result should be 0 extended, written to a register and sent to the ALU for computation. This is why the control signals are written as 12'b001010000011. The last three LSB of the control signal denote the ALU operation to be performed.

# 2.2 NOR Instruction

The instruction nor is an R-type instruction that uses a source register (Rs), target register (Rt) and a destination register (Rd), shift amount and function code (100111). All R-type instructions have and opcode of 000000. The nor instruction has the structure

nor Rd, Rs, Rt #Rd:= ~ (Rs | Rt) (2)

It performs a nor with the contents of the source register and the target register and place the result in the destination register. The changes made to implement the **nor** instruction are shown in Figures 3 and 4

137		always @(*)
138	$\Box$	case (aluop)
139		3'b000: alucontrol <= 3'b010; // add
140		3'b001: alucontrol <= 3'b110; // sub
141		3'b010: alucontrol <= 3'b001; // or
142		3'b011: alucontrol <= 3'b000; // and // new
143	Ė	default: case(funct) // RTYPE
144		6'b100000,
145		6'b100001: alucontrol <= 3'b010; // ADD, ADDU: only difference is exception
146		6'b100011: alucontrol <= 3'b110; // SUB, SUBU: only difference is exception
147		6'b100100: alucontrol <= 3'b000; // AND
148		6'b100101: alucontrol <= 3'b001; // OR
149		6'b101010: alucontrol <= 3'b111; // SLT
150		6'b100111: alucontrol <= 3'b011; // NOR //new
151		<pre>default: alucontrol &lt;= 3'bxxx; // ???</pre>
152	F	endcase
153	L	endcase

Figure 3: Decoding the opcode of the andi instruction

The function code of the nor instruction was added to the given instructions function codes as indicated in Figure 3. It utilizes the unused combination in the given ALU decoder (011).



Figure 4: Utilizing the decoder to create a nor instruction.

For all R-type instructions, the result is 0 extended, written to the destination register and the operation to be performed depends on the function code. Thus, all control signals will have the 12'b001100000100.

# 2.3 LH (Load Half word) Instruction

The LH is an I-type instruction that uses a source register (Rs), target register (Rt) and an immediate offset. It loads half of word (16bits) from any memory address specified and sign extends it. It has the opcode of 100001. The LH instruction has the structure.

 $lh \ Rt, Imm(\ Rs) \qquad \# \ Rt:= [Mem\ Rs + Imm]$ (3)

# 2.3.1 Adding the LH instruction

A new module was created to extract half word from a word and sign extend it based on the trigger of a newly added control signal. It was also designed to support loading either the upper half or the lower half word based on the instruction. The ASM chart of the module is shown in Figure 5.



Figure 5: ASM chart of the Load Half module

S.U. Mustapha, S.S. Ahmad/ Advances in Engineering Design Technology 3, 2021 pp. 53-60

2.3.2 Verilog code of the LH module and other changes

128	-module lhw (input [31:0]	fword,	// full word
129	input	lh,	// load signal
130	input	lhcontrol,	<pre>// half select</pre>
131	output reg[31	:0] memhw);	// hw output
132	L		
133	always@(*)		
134	🖯 begin		
135	case({lh,lhcontrol	})	
136	2'b10: memhw <=	{{16{fword[15]}}, fword	<pre>[15:0]}; // lower half signed</pre>
137	2'b11: memhw <=	{{16{fword[31]}}, fword	<pre>[31:16]}; // upper half signed</pre>
138	default: memhw	<=fword;	<pre>// load full word</pre>
139	- endcase		
140	L end		
141	endmodule		

Figure 6: Verilog code of the load half word module

The load half word module was then connected to the existing datapath and controller after it was instantiated. The module instantiation is shown in Figure 7 while the RTL view is shown in Figure 8.







Figure 8: Partial part RTL view of the load half module (lhw)

# 3. Results and Discussion

# 3.1 Signal Tap Result for Testing the functionality of the synthesized MIPS Processor

Signal tap was used to verify the result for correctness. It was also used to view the signals from the MIPS system. The signals that were used to analyse the written code are Program Counter (PC), instruction register (Instr) and Hex0 – Hex7. In addition, a reset signal was used to trigger the data acquisition. The setup is shown Figure 9 and the result is in Figure 8.

		Node	Data Enable	Trigger Enable	Trigger Conditions
Туре	Alias	Name	121	121	1 🔽 Basic AND 🔹
٥		reset	V	V	ſ
٣			V	V	XXXXXXXXXh
1			V	V	XXXXXXXXXh
6			V	V	XXh
3			V	V	XXh
1		. GPIO:uGPIO HEX5	V	V	XXh
1			V	V	XXh
1		. GPIO:uGPIO HEX3	V	V	XXh
1			V	V	XXh
1			V	V	XXh
1			V	V	XXh

Туре	Alias	Name	<sup>28</sup> Value <sup>29</sup>
$\sim$		reset	1
6		mips:mips_cpu pc	00000044h
8			(08000010h)
8			40h
1			40h
6		GPIO:uGPIO HEX5	10h
6			79h
6			78h
8			78h
8			00h
1			12h

Figure 9: Signal tap analyser setup for verifying Hex values displayed

Figure	10:	Signal	tap	analyser	result for	displaying	ID number
		~-8	r				

The result displayed in Figure 10 was taken after the MAL instruction was excuted. It shows the Hex values that display the ID number 00917785 on 8 seven segment displays. The number displayed is **00917785** and it corresponds to (**40h**, **40h**, **10h**, **79h**, **78h**, **78h**, **00h**, **12h**). The photograph of the board as shown in Figure 11 proves the functionality of the written program.



Addr	+0	+1	+2	+3	+4	+5	+6	+7
000	3C020000	3C03FFFF	3C03FFFF	24632010	AC620004	24420010	AC620014	24420002
008	AC620000	2442002E	AC620018	AC62001C	24420038	AC620008	AC62000C	24420001
010	AC620010	08000010	00000000	00000000	0000000	00000000	00000000	0000000

Figure 12: Memory Instantiation file setup for

#### Figure 11: Photograph of ID number displayed

The result obtained when the machine code was written into memory instantiation file and programmed to the DE2 board meets the requirement as shown in Figure 11. The memory instantiation file in Figure 12 consists of 18 machine codes that contain 18 instructions after decoded by the processor. Each instruction is word aligned and the program counter is incremented by 4 after each instruction is executed.

# 3.2 Signal Tap Test Result for and instruction

Туре	Alias	Name	0 1 2	2	3 4
in		KEY[0]			
6		$\pm \cdots \texttt{cpu datapath:dp instr}$	3C02FFFFh	24423C3Ch	X 30435A5Ah X
6		mips:mips_cpu pc	0000000h	0000004h	X 0000008h X
8		$\textcircled{\pm} \cdots   datapath:dp alu:alu a$	0000000h	FFFF0000h	X FFFF3C3Ch X
8		datapath:dp alu:alu b	FFFF0000h	00003C3Ch	X 00005A5Ah X
8		pu datapath:dp aluout	FFFF0000h	FFFF3C3Ch	X 00001818h (

Figure 13: Test result for andi instruction

The signals used for testing the **andi** instruction are Program Counter (PC), instruction register (Instr), value a, value b, ALU output and reset. The values (a&b) used are 0xFFFF\_3C3C and 0x0000\_5A5A. The manual computation of the andi result is 0x00001818 and it tallies with the result obtained for the manual computation as in Figure 13.

# 3.3 Signal Tap Test Result for nor instruction

Alias	Name	4	5 (	5 7	8	9	11
	KEY[0]						
	$\pm \cdots \dots cpu datapath:dp instr$	3C02FFFFh	24423C3Ch	3C04FFFFh	248	845A5Ah	00822827h
	mips:mips_cpu pc	000000Ch	00000010h	00000014h 00000018	h X 00	00001Ch	0000020h
	datapath:dp alu:alu a	0000000h	FFFF0000h	0000000h	) FF	FF0000h	FFFF5A5Ah
	$\pm \cdots   datapath:dp alu:alu  b$	FFFF0000h	00003C3Ch	FFFF0000h	00(	005A5Ah	FFFF3C3Ch )
	pu datapath:dp aluout	FFFF0000h	FFFF3C3Ch	FFFF0000h	) FFF	FF5A5Ah	00008181h
	Alias	Alias  Name    KEY[0]  Image: Comparison of the second	Alias  Name  4    KEY[0]      ⊡·cpu datapath:dpiinstr  3C02FFFFh    ⊡·cpu datapath:dpiau:aluja  0000000Ch    ⊡· datapath:dpiau:aluja  00000000h    ⊡· datapath:dpiau:aluja  FFFF0000h    ⊡·pu datapath:dpialucaluja  FFFF000h	Alias  Name  4  5  6    KEY[0]  ⊡·cpu datapath:dplinstr  3C02FFFFh  24423C3Ch    ⊡·cpu datapath:dplinstr  3C002FFFFh  24423C3Ch    ⊡·ldatapath:dplau:alu a  0000000Ch  00000010h    ⊡·ldatapath:dplau:alu a  00000000h  FFFF0000h    ⊡·pu datapath:dplau:alu a  FFFF0000h  00003C3Ch    ⊡·pu datapath:dplau.out  FFFF0000h  FFFF3C3Ch	Alias  Name  4  5  6  7    KEY[0] cpu datapath:dpinstr  3C02FFFFh  24423C3Ch  3C04FFFFh    ⊡·cpu datapath:dpinstr  3C02FFFFh  24423C3Ch  3C04FFFFh    ⊡·ldatapath:dpialu:aluja  0000000Ch  00000014h  00000018    ⊡·ldatapath:dpialu:aluja  00000000h  FFFF0000h  00000000h    ⊡·pu datapath:dpialu:aluja  FFFF0000h  00003C3Ch  FFFF0000h	Alias  Name  4  5  6  7  8    KEY[0]  Emcpu datapath:dp instr  3C02FFFFh  24423C3Ch  3C04FFFFh  244    Emcpu datapath:dp alu:alu a  3C02FFFFh  24423C3Ch  3C04FFFFh  244    Em	Alias  Name  4  5  6  7  8  9    KEY[0]         24845A5Ah     Image: mips:mips_cpulpc       24845A5Ah     Image: mips:mips_cpulpc

Figure 14: Test result for nor instruction

The signals used for testing the **or** instruction are Program Counter (PC), instruction register (Instr), value a, value b, ALU output and reset. The values (a&b) used are 0xFFFF\_3C3C and 0x0000\_5A5A. The manual computation of the NOR is 0x00008181 and it tallies with the result obtained for the manual computation as in Figure 14.

# 3.1.1 Signal Tap Logic Load Half Word Test Result

Signal tap logic analyser was used to test the load half word instruction. The design was tested to verify loading of a sign extended upper half word or lower half. The signals used to test are shown in Table 5. The functionality test results are shown in Figures 15-16.

Туре	Alias	Name	0	1	2	1	3	4		5	6 7	7 8
5		reset										
6		mips:mips_cpu pc		0000000h		0000004h	Æ	0000008h )	0000000Ch	X 00000010h	<u>( 00000014h</u>	(0000018h)
8		cpu datapath:dp instr		3C0200AAh		24420055h	X	3C03A5A5h	24632008h	AC620000h	X 8C62000h	(84620000h)
6		pu datapath:dp aluout		00AA0000h	Ľ	00AA0055h	Æ	A5A50000h			A5A52008h	
8		th:dp lhw:lhw memhw		00AA0000h	Ľ	00AA0055h	Æ	A5A50000h		A5A52008h		(00002008h)
$\left  \begin{array}{c} \\ \\ \\ \\ \end{array} \right $		pu datapath:dp lhw:lhw lh					_					
S		path:dplhw:lhwlhcontrol					-					

Figure 15: Loading the lower half word

The full word as shown in Figure 15 is **A5A52008h**. The lower half word 2008 is loaded when the **load half** signal is given. The result is then sign extended with the MSB of the half word loaded.

Thus, the **memhw** indicates **00002008h**. The lower half word was loaded because the **lhcontrol** signal is low.

Туре	Alias	Name	<sup>10</sup> Value <sup>11</sup>	9 1	0 11
5		reset	1		
8		mips:mips_cpu pc	00000024h	(00000020h)	00000024h
<b>S</b>		cpu datapath:dp instr	8462000Bh	( AC62000Bh )	8462000Bh
1		pu datapath:dp aluout	A5A52013h	A5A52013h X	
		th:dp lhw:lhw memhw	FFFFA5A5h	A5A52013h	FFFFA5A5h
$\sim 0$		pu datapath:dp lhw:lhw lh	1		
0		path:dp lhw:lhw lhcontrol	1		

Figure 16: loading the upper half word

In figure 16, the full word is **A5A52013h**. The upper half word A5A5 gets loaded when the **load half** signal is given. The result is then sign extended with the MSB of the half word loaded. Thus, the **memhw** indicates **FFFFA5A5h**. The upper half word was loaded because the **lhcontrol** signal is high. It was noticed that the maximum attainable of operating frequency was 25MHz which is greater than the default Xilinx pico-blaze softcore processor that has an operating frequency of 16MHz.

# 4. Conclusion

In this paper, algorithmic state machines were translated to Verilog HDL to develop new instructions for a MIPS processor. ANDI, NOR and LHW instructions were added and tested using MIPS Assembly language. Results show that the synthesized processor works within a single cycle is capable of performing both R-type instructions where operation is done on two registers and I-type instructions were a register and immediate value is used. The results obtained also opened doors for developers and researchers interested in adding custom instructions that will suite their needs.

# References

- [1] E. d. Vries, "Introduction to the MIPS Processor," Electronic Design, Dublin, 2009.
- [2] J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Cambridge: Morgan Kaufmann, 2017.
- [3] M. Mano and C. R. Kime, Logic and Computer Design Fundamentals, New Jersey: Prentice Hall, 2008.
- [4] G. Kane and J. Heinrich, MIPS RISC Architecture, New York: Prentice Hall, 1992.
- [5] J. Hennessy, "MIPS: A Microprosessor Architecture," IEEE, Stanford, 1982.
- [6] S. Suresh and R. Ganesh, "FPGA Implementation of MIPS RISC Processor," *International Journal of Engineering Research & Technology*, vol. 3, no. 1, pp. 1710-1714, 2014.
- [7] MIPS Architecture for Programmers, Vols. I-A, Beijing: Imagination Technologies, 2016, pp. 1-10.
- [8] P. Bhardwaj and S. Murugesan, "Design & Simulation Of A 32-Bit Risc Based Mips Processor Using Verilog," *IJRET: International Journal of Research in Engineering and Technology*, vol. 5, no. 11, pp. 166-172, 2017.
- [9] Mohit N. Topiwala, N. Sarawathi, "Implementation of a 32-bit MIPS Based RISC Processor using Cadence", International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), 2014 IEEE.